Full-custom IC layout design and verification, including chip floor planning, analog IP layout and chip level layout... experience using Cadence Virtuoso, Mentor Calibre LVS DRC ERC soft-check; Cadence Assura and PVS verification a plus Experience.....
Job Location: Irvine, CA, USASelected articles on work and employment, which may be found interesting:
Find more articles on Articles page