including IP blocks, digital blocks, and analog blocks Chip level verification including DRC/LVS/EMIR, parasitic extraction... in Cadence Virtuoso/Synopsys Custom Compiler Layout tool and verification tools, Calibre/PVS/IC Validator Strong communication.....
Job Location: Dallas, TX, USASelected articles on work and employment, which may be found interesting:
Find more articles on Articles page