Simulation, Verilog, and Parasitic Modeling. Assist with Silicon Design Validation, Reticule Experiments, and Tape-Out... in Verilog modeling and simulation tools Solid understanding of state machine logic/design verification techniques.....
Job Location: Boise, ID, USASelected articles on work and employment, which may be found interesting:
5 tips for those who still don't have work experienceFind more articles on Articles page