find the right job for you in USA


VHDL jobs in new jersey state USA

7 vhdl jobs found in new jersey state: showing 1 - 7

Eng Sr Prin - Test
Company: BAE Systems |

Location: Totowa, NJ, USA

| Salary: unspecified | Date posted: 18 Aug 2026
FPGA/VHDL/Verilog a plus) JTAG/Boundary project development in an ATE solution Atlassian tools (Jira, Bitbucket
Eng Ii - Test
Company: BAE Systems |

Location: Totowa, NJ, USA

| Salary: unspecified | Date posted: 18 Aug 2026
FPGA/VHDL/Verilog a plus) JTAG/Boundary project development in an ATE solution Atlassian tools (Jira, Bitbucket
Eng Sr Prin - Elec
Company: BAE Systems |

Location: Totowa, NJ, USA

| Salary: unspecified | Date posted: 14 Aug 2026
experience in FPGA (preferred) or ASIC Design / Development VHDL (preferred) or Verilog HDL coding Familiarity with Xilinx
Lead Program Management
Company: L3Harris Technologies |

Location: Camden, NJ, USA

| Salary: unspecified | Date posted: 30 Jul 2026
& Mechanical Hardware, VHDL and ASIC Engineering development, system and product qualification and NSA certification, low-rate
Encryption Development Program Leader/manager
Company: L3Harris Technologies |

Location: Camden, NJ, USA

| Salary: unspecified | Date posted: 23 Jul 2026
Systems, Software, Electrical & Mechanical Hardware, VHDL and ASIC Engineering development, system and product qualification
Specialist, Electrical Engineer
Company: L3Harris Technologies |

Location: Clifton, NJ, USA

| Salary: US$92500 - 171500 per year | Date posted: 26 Jun 2026
and test the FPGA on the circuit card assembly. Participate in the full life cycle development and integration of VHDL... into different families of FPGAs. Experience coding in VHDL and modeling algorithms, simulating and integrating multiple FPGA-based
Eng Sr Prin - Elec
Company: BAE Systems |

Location: Totowa, NJ, USA

| Salary: unspecified | Date posted: 25 Jun 2026
in SystemVerilog/UVM and/or VHDL; Develop constrained-random, metric-driven test plans and strategies to verify FPGAs performing..., developing, and using constrained random, self-checking testbenches in SystemVerilog/UVM, OVM, and/or VHDL Experience with FPGA