/SystemVerilog and deliver a fully verified, synthesis/timing clean design Participate in all phases of ASIC and/or FPGA design flow... (e.g. Spyglass) and FPGA tools (e.g. Xilinx Vivado, Altera Quartus II) Ability to work in a dynamic environment.....
Job Location: USASelected articles on work and employment, which may be found interesting:
How to estimate whether you have a good work by six criteria?Find more articles on Articles page