practices and methodology Ability to code for synthesis targeting ASIC/FPGA using VHDL/Verilog/SystemVerilog or HLS using C...++/systemC 5+ years of proven hands-on experience in ASIC/FPGA design using RTL or HLS Good understand of power, performance.....
Job Location: Fremont, CA, USASelected articles on work and employment, which may be found interesting:
Find more articles on Articles page