experience. Individual should be proficient in Verilog and/or VHDL, C/C++ and SystemVerilog. Experience with UVM verification.....
Job Location: Santa Clara, CA, USASelected articles on work and employment, which may be found interesting:
Find more articles on Articles page