, developing and executing multi-faceted verification/validation plans, and measuring the teams progress towards our ambitious... in EE or CS or CE. - 3+ years of design verification experience using System Verilog and UVM - 3+ years of experience.....
Job Location: Austin, TX, USASelected articles on work and employment, which may be found interesting:
Find more articles on Articles page