in developing test benches using System Verilog and OVM/UVM Knowledge of test-plan generation, coverage analysis, transaction level... modeling, pseudo and constrained random techniques, assertion based and formal verification techniques with System Verilog.....
Job Location: Austin, TX, USASelected articles on work and employment, which may be found interesting:
A Work from Home Moms? It's Possible!Find more articles on Articles page