, floorplan and powerplan, clock tree synthesis, static timing analysis, IR drop analysis, EM, DRC, and physical verification... in advanced technology nodes such as 14/12 nm FinFET. You will work closely with a multi-site team of SoC design, verification.....
Job Location: Irvine, CA, USASelected articles on work and employment, which may be found interesting:
Why are Online Job Services so Popular?Find more articles on Articles page